SPI MPFS add second CS for polarfire SoC to use Fabric chip select#8
Open
RossWilliamson wants to merge 1 commit intolinux4microchip:linux-6.12-mchpfrom
Open
SPI MPFS add second CS for polarfire SoC to use Fabric chip select#8RossWilliamson wants to merge 1 commit intolinux4microchip:linux-6.12-mchpfrom
RossWilliamson wants to merge 1 commit intolinux4microchip:linux-6.12-mchpfrom
Conversation
RossWilliamson
changed the title
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
The current hard core SPI driver only allows a single CS line. When you want to pass the CS line through the fabric then that line is actually CS 1 not CS0. This change allows you to use the hard core SPI driver with a fabric CS line with the required change to the device tree to use the second spi CS line.
Tested on polarfire SoC only